ASRock X99 WS-E/10G [81/108] Cas write latency tcwl

English

X99 WS-E/10G / X99 WS-E

RAS to RAS Delay (tRRD_L)

e number of clocks between two rows activated in dierent banks of the same rank.

Write to Read Delay (tWTR)

e number of clocks between the last valid write operation and the next read

command to the same internal bank.

Write to Read Delay (tWTR_L)

e number of clocks between the last valid write operation and the next read command to

the same internal bank.

Read to Precharge (tRTP)

e number of clocks that are inserted between a read command to a row pre-

charge command to the same rank.

Four Activate Window (tFAW)

e time window in which four activates are allowed the same rank.

CAS Write Latency (tCWL)

Congure CAS Write Latency.

Third Timing

tREFI

Congure refresh cycles at an average periodic interval.

tCKE

Congure the period of time the DDR4 initiates a minimum of one refresh

command internally once it enters Self-Refresh mode.

tCCCD

Congure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE)

from same rank separation parameter.

tCCCD_L

Congure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE)

from same rank separation parameter.

tCCCD_WR_L

Congure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE)

from same rank separation parameter.